

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

Waclaw C. Koscielniak

Application No.: 10/726,230

Filed: December 1, 2003

For: DMOS TRANSISTOR STRUCTURE WITH
GATE ELECTRODE TRENCH FOR HIGH
DENSITY INTEGRATION AND METHOD OF
FABRICATING THE STRUCTURE

Group Art Unit: 2818

Examiner: Unknown

**CHANGE OF ATTORNEY OR AGENT'S
ADDRESS IN APPLICATION
(37 CFR 1.8(a))**353 Sacramento Street, Suite 2200
San Francisco, CA 94111
(415) 772-4900M/S ISSUE FEE
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450**CERTIFICATE OF MAILING**I hereby certify that this correspondence is being deposited
with the United States Postal Service as First Class Mail in an
envelope, addressed to: M/S ISSUE FEE, Commissioner for
Patents, P.O. Box 1450 Alexandria, VA 22313-1450 on June
14, 2004.

STALLMAN & POLLOCK LLP

Dated: 06/14/2004By: *Marsha A. Townsend*

Marsha A. Townsend

Sir:

Please send all correspondence for this application to:

STALLMAN & POLLOCK LLP
Attn: Michael J. Pollock
353 Sacramento Street, Suite 2200
San Francisco, CA 94111
Customer No.: 28584

Please direct all telephone calls to:

Michael J. Pollock
Telephone: (415) 772-4900
Facsimile: (415) 398-2890

Respectfully submitted,

STALLMAN & POLLOCK LLP

Dated: 6-14-04By: *Michael J. Pollock*Michael J. Pollock
Reg. No. 29,098

Attorneys for Applicant(s)